SPECIFICATION

SPEC. No. Mega-b D A T E : 2015 Jan.

То

Non-Controlled Copy

CUSTOMER'S PRODUCT NAME	TDK PRODUCT NAME			
	MULTILAYER CERAMIC CHIP CAPACITORS CKG Series / Commercial and Automotive Grade			
	МЕБАСАР Туре			
Please return this specification to TDK representatives.				

If orders are placed without returned specification, please allow us to judge that specification is accepted by your side.

RECEIPT CONFIRMATION

DATE:	YEAR	MONTH	DAY

TDK Corporation Sales Electronic Components Sales & Marketing Group TDK-EPC Corporation Engineering Ceramic Capacitors Business Group

APPROVED	Person in charge	APPROVED	CHECKED	Person in charge

1. SCOPE

This specification is applicable to chip type multilayer ceramic capacitors with a priority over the other relevant specifications.

Production places defined in this specification shall be TDK-EPC Corporation Japan,

TDK (Suzhou) Co., Ltd and TDK Components U.S.A. Inc.

EXPLANATORY NOTE:

This specification warrants the quality of the ceramic chip capacitors. The chips should be evaluated or confirmed a state of mounted on your product.


If the use of the chips goes beyond the bounds of the specification, we can not afford to guarantee.


2. CODE CONSTRUCTION

(Example)								
Catalog Number :	<u>CKG32K</u>	<u>X7R</u>	<u>1E</u>	<u>106</u>	<u>K</u>	<u>335</u>	<u>A</u>	<u>H</u>
(Web)	<u>CKG45N</u>	<u>X7R</u>	<u>1C</u>	<u>226</u>	M	<u>500</u>	<u>J</u>	<u>H</u>
	(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
Item Description :	<u>CKG32K</u>	<u>X7R</u>	<u>1E</u>	<u>106</u>	<u>K</u>	<u>T</u>	<u>xxxx</u>	
	<u>CKG45N</u>	<u>X7R</u>	<u>1C</u>	<u>226</u>	M	<u>T</u>	XXXX	
	(1)	(2)	(3)	(4)	(5)	(9)	(10)	

(1) Type

Single type CKG**K: 1 chip capacitor. Stacked type CKG**N: 2 chip capacitors.





Please refer to product list for the dimension of each product.

(2) Temperature Characteristics (Details are shown in table 1 No.6 at page 3)

(3) Rated Voltage

Rated Voltage
DC 630 V
DC 450 V
DC 250 V
DC 100 V
DC 50 V
DC 25 V
DC 16 V



(4) Rated Capacitance

Stated in three digits and in units of pico farads (pF).

The first and Second digits identify the first and second significant figures of the capacitance, the third digit identifies the multiplier.

R is designated for a decimal point.

Example 106 \rightarrow 10,000,000pF 226 \rightarrow 22,000,000pF

(5) Capacitance tolerance

Symbol	Tolerance
K^{*1}	± 10 %
М	± 20 %(standard)

*1 As for CKG**K type with 10uF under, applied to K and M tolerance.

(6) Thickness code (Only Catalog Number)

(7) Package code (Only Catalog Number)

(8) Special code (Only Catalog Number)

(9) Packaging (Only Item Description)

Symbol	Packaging
Т	Taping

(10) Internal code (Only Item Description)

3. OPERATING TEMPERATURE RANGE

T.C.	Min. operating Temperature	Max. operating Temperature	Reference Temperature
X5R	-55°C	85°C	25°C
X7R, X7S, X7T	-55°C	125°C	25°C

4. STORING CONDITION AND TERM

5 to 40°C at 20 to 70%RH 6 months Max.

5. INDUSTRIAL WASTE DISPOSAL

Dispose this product as industrial waste in accordance with the Industrial Waste Law.



6. PERFORMANCE

table 1

	ſ	table 1			
No.	Item	Performance	Test or inspection method		
1	External Appearance	No defects which may affect performance.	Inspect with magnifying glass (3×)		
2	Insulation Resistance	500MΩ·µF min. (As for the capacitors of rated voltage 16V DC, 100MΩ·µF min.,) whichever smaller.	Apply rated voltage for 60s. As for the rated voltage 630V DC, apply 500V DC.		
3	Voltage Proof	Withstand test voltage without insulation breakdown or other damage.	Rated voltageApply voltage100V and under2.5 × rated voltageOver 100V1.5 × rated voltageAbove DC voltage shall be applied for1 to 5s.Charge / discharge current shall notexceed 50mA.		
4	Capacitance	Within the specified tolerance.	RatedMeasuringMeasuringCapacitancefrequencyvoltage10uF and under1kHz±10%1.0±0.2Vrms.Over 10uF120Hz±20%0.5±0.2Vrms.		
5	Dissipation Factor	T.C. D.F. X5R 0.03 max. X7R 0.05 max. X7S 0.075 max. X7T 0.10 max.	See No.4 in this table for measuring condition. For information which product has which Dissipation Factor, please contact with our sales representative.		
6	Temperature Characteristics of Capacitance	Capacitance Change (%) No voltage applied X5R: ±15 X7R: ±15 X7S: ±22 X7T: +22 -33	Capacitance shall be measured by the steps shown in the following table after thermal equilibrium is obtained for each step. ΔC be calculated ref. STEP3 reading ΔC be calculated ref. STEP3 reading \underline{Step} Temperature(°C)1Reference temp. ± 2 2Min. operating temp. ± 2 3Reference temp. ± 2 4Max. operating temp. ± 2		



(continued)

No.	Item	Performance	Test or inspection method
7	Robustness of Terminations	No sign of termination coming off, breakage of ceramic, or other abnormal signs.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 and apply a pushing force of 5N with 10±1s.
8	Bending	No mechanical damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 2 and bend it for 1mm. 50 + F R230 45 + 45 (Unit : mm)
9	Solderability	Both end faces and the contact areas shall be covered with a smooth and bright solder coating with no more than a small amount of scattered imperfections such as pinholes or un-wetted or de-wetted areas. These imperfections shall not be concentrated in one area.	Reflow solder the capacitors on a P.C. Board shown in Appendix 1. Solder : H63A (JIS Z 3282) Flux : Isopropyl alcohol (JIS K 8839) Rosin(JIS K 5902) 25% solid solution.



(continued)

No.	Ite	em	Perfo	ormance		Test or inspection method		
10	Temperature Cycle	External appearance	No mechanical damage.			Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before		
		Capacitance			testing].		
			Characteristics	Change from the value before test	Expos	e the capacitors in the c	ondition	
			X5R X7R X7S X7T	± 7.5 %	step1	through step 4 and repe cutively.		
					Leave	the capacitors in ambie	nt	
		D.F.	Meet the initial	spec.	condit	ion for 24±2h before me	asurement.	
					Step	Temperature(°C)	Time (min.)	
		Insulation Resistance	Meet the initial	spec.	1	Min. operating temp. ± 3	30 ± 3	
	Voltage No insulation breakdown or		2	Reference temp. ± 2	2 - 5			
		proof other damage.		3	Max. operating temp. ± 2	30 ± 2		
					4	Reference temp. ± 2	2 - 5	
11	Moisture Resistance			hanical damage.		Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before		
		Capacitance		Change from the	testing].		
			Characteristics	Change from the value before test	Apply	the rated voltage at tem	perature	
			X5R X7R X7S X7T	± 12.5 %	40±2°(+24,0ł	C and 90 to 95%RH for ո.	500	
					Charg	Charge/discharge current shall not		
	D.F.		Characteristics X5R/X7R/X7S	/¥7T ·	excee	d 50mA.		
			200% of initial spec. max. 25MΩ·μF min.		Leave	the capacitors in ambie	nt	
		Insulation				condition for 24±2h before measurem		
		Resistance	(As for the capa	citors of rated				
			voltage 16V DC, $5M\Omega \cdot \mu F$ min.,).		Voltag	Voltage conditioning		
					Voltage treat the capacitors under			
					testing	temperature and voltag	ge for 1	
					hour.			
						the capacitors in ambie	nt	
					condit	ion for 24±2h before		
						irement.		
	1				l lise th	is measurement for initi	al value	




(continued)

No.	I	tem	Perfo	rmance	Test or inspection method
12	Life	ife External	No mechanical o	damage.	Reflow solder the capacitors on a P.C.Board shown in Appendix 1 before
		Capacitance	Characteristics	Change from the value before test	testing. Below the voltage shall be applied at
			X5R X7R X7S X7T	± 15 %	Maximum operating temperature $\pm 2^{\circ}$ C for 1,000 +48, 0h.
					Applied voltage
		D.F.	Characteristics X5R/X7R/X7S/	X7T :	Rated voltage x2
				f initial spec. max.	Rated voltage x1.5
					Rated voltage x1.2
		Insulation	50MΩ·µF min.		Rated voltage x1
	Resistance		(As for the capacitors of rated voltage 16V DC, 10MΩ·µF min.,)		For information which product has which applied voltage, please conta with our sales representative. Charge/discharge current shall not exceed 50mA. Leave the capacitors in ambient condition for 24±2h before
					measurement. Voltage conditioning Voltage treat the capacitors under testing temperature and voltage for 1 hour. Leave the capacitors in ambient condition for 24±2h before measurement. Use this measurement for initial value

*As for the initial measurement of capacitors on number 6 and 10, leave capacitors at $150 - 10,0^{\circ}$ C for 1 hour and measure the value after leaving capacitors for $24\pm 2h$ in ambient condition.







Туре	Dimensions			
TDK(EIA style)	а	b	С	
CKG32K	2.2	5.0	2.9	
CKG45K	3.5	6.1	2.9	
CKG57K	4.1	7.6	4.7	
CKG45N	3.5	6.1	2.9	
CKG57N	4.1	7.6	4.7	

1. Material : Glass Epoxy(As per JIS C6484 GE4)

2. Thickness : 1.6mm

Copper(Thickness:0.035mm) Solder resist




7. INSIDE STRUCTURE AND MATERIAL


CKG**K : Single

(1 chip capacitor.)


CKG**N : Double (2 chip capacitors.)














No.	NAME	MATERIAL
1	Dielectric	BaTiO ₃
2	Electrode	Nickel (Ni)
3		Copper (Cu)
4	Termination	Nickel (Ni)
5		Tin (Sn)
6	Metal cap joint	High temp solder
7	Metal cap	42 Alloy





8. RECOMMENDATION

It is recommended to provide a slit (about 1mm wide) in the board under the components to improve washing Flux.

And please make sure to dry detergent up completely before.

9. SOLDERING CONDITION

Reflow soldering only.

"Metal cap joint" is high temperature solder, but it may be melted under high temperature (more than 250°C).

Please keep a soldering temperature of 250°C or less and refer to "CAUTION" on page 15-17 in detail.



10. Caution

No.	Process	Condition
1	Operating Condition (Storage,	 1-1. Storage 1) The capacitors must be stored in an ambient temperature of 5 to 40°C with a relative humidity of 20 to 70%RH. The products should be used within 6 months upon receipt.
	Transportation)	2) The capacitors must be operated and stored in an environment free of dew condensation and these gases such as Hydrogen Sulphide, Hydrogen Sulphate, Chlorine, Ammonia and sulfur.
		3) Avoid storing in sun light and falling of dew.
		 Do not use capacitors under high humidity and high and low atmospheric pressure which may affect capacitors reliability.
		5) Capacitors should be tested for the solderability when they are stored for long time.
		1-2. Handling in transportation
		In case of the transportation of the capacitors, the performance of the capacitors may be deteriorated depending on the transportation condition. (Refer to JEITA RCR-2335B 9.2 Handling in transportation)
2	Circuit design	 2-1. Operating temperature Operating temperature should be followed strictly within this specification, especially be careful with maximum temperature. 1) Do not use capacitors above the maximum allowable operating temperature.
		2) Surface temperature including self heating should be below maximum operating
		temperature. (Due to dielectric loss, capacitors will heat itself when AC is applied. Especially at high frequencies around its SRF, the heat might be so extreme that it may damag itself or the product mounted on. Please design the circuit so that the maximum temperature of the capacitors including the self heating to be below the maximum allowable operating temperature. Temperature rise at capacitor surface shall be below 20°C)
		 3) The electrical characteristics of the capacitors will vary depending on the temperature. The capacitors should be selected and designed in taking the temperature into consideration. 2-2. Operating voltage
		 Operating voltage across the terminals should be below the rated voltage. When AC and DC are super imposed, V_{0-P} must be below the rated voltage.
		AC or pulse with overshooting, V_{P-P} must be below the rated voltage. (3), (4) and (2)
		When the voltage is started to apply to the circuit or it is stopped applying, the irregular voltage may be generated for a transit period because of resonance or switching. Be sure to use the capacitors within rated voltage containing these Irregular voltage.
		Voltage (1) DC voltage (2) DC+AC voltage (3) AC voltage
		Positional Measurement (Rated voltage) v_{0-P} v_{0-
		Voltage (4) Pulse voltage (A) (5) Pulse voltage (B)
		Positional Measurement (Rated voltage) $V_{P-P} = V_{P-P} = V_{P-$






No.	Process			Condition		
2	Circuit design <u>∧</u> Caution	 Even below the rated voltage, if repetitive high frequency AC or pulse is applied the reliability of the capacitors may be reduced. The effective capacitance will vary depending on applied DC and AC voltages. The capacitors should be selected and designed in taking the voltages into consideration. Frequency When the capacitors (Class 2) are used in AC and/or pulse voltages, the capacitors may vibrate themselves and generate audible sound. 				
3	capacitors may vibrate themselves and generate audible sound.					pacitors, termine the n the
					(mm)	
		Type CKG32K CKG45K CKG57K Symbol CKG32K CKG45N CKG57N				
		A	2.0 – 2.2	3.3 – 3.7	3.9 – 4.3	
		В	1.1 - 1.3	1.2 - 1.5	1.5 – 2.0	
		С	2.3 – 2.5	2.7 – 3.2	4.5 – 5.0	



No.	Process		Condition	
3	Designing P.C.board	4) Recommended	chip capacitors layout is as follo	wing.
			Disadvantage against bending stress	Advantage against bending stress
			Perforation or slit	Perforation or slit
		Mounting face		
			Break P.C.board with mounted side up.	Break P.C.board with mounted side down.
			Mount perpendicularly to perforation or slit	Mount in parallel with perforation or slit
		Chip arrangement (Direction)	Perforation or slit	Perforation or slit
			Closer to slit is higher stress	Away from slit is less stress
		Distance from slit	$(\ell_1 < \ell_2)$	$(\ell_1 < \ell_2)$







No.	Process		Condition	
4	Mounting	capacitors to resu	ead is adjusted too low, it may in Ilt in cracking. Please take followir m dead center of the mounting he	ng precautions.
			nting head pressure to be 1 to 3N	of static weight.
			impact energy from mounting hea e bottom side of the P.C.board. xamples.	ad, it is important to provide
			Not recommended	Recommended
		Single sided mounting	Crack	Support pin
		Double-sides mounting	Solder peeling Crack	Support pin
		to cause crack. P	ng jaw is worn out, it may give me lease control the close up dimens preventive maintenance and repla	ion of the centering jaw and



No.	Process		Conditio	on
5	Soldering		e the insulation of th	olderability, substances which increase ne chip capacitors. To avoid such
		1) It is recommended to u Strong flux is not recom		ed rosin flux (less than 0.1wt% chlorine
		•		ovide proper amount of flux.
		3) When water-soluble flux	x is used, enough w	ashing is necessary.
		5-2. Recommended solder	ng profile by variou	s methods
		times) is limited to reflor	w soldering method	ature, soldering temperature and thes which is stipulated on the specification.
		2) Chips should be mount		
		differences is less heat	stress.	hip cracking. Small temperature
		4) Temperature difference	s (ΔT)	
		Refle	ow soldering	
		Preheating	Soldering 9 Natural α	
			Peak Temp time nual soldering Solder iron)	* Temperature of metal cap surfact should not exceed 250°C.
		5.2 Decommonded colder	ing pook town and i	acak toma duration
		5-3. Recommended solderi	Reflow se	
		Solder Sn-Pb Solder	Peak temp(°C) 230 max.	Duration(sec.) 20 max.
		Lead Free Solder	250 max.	10 max.
		Recommended solder Sn-37Pb (Sn-Pb solder Sn-3.0Ag-0.5Cu (Lead	compositions er)	



NO.	Process		Condit	lion	
5	Soldering	5-4. Avoiding thermal shocl	<		
		1) Preheating condition		_	
		Soldering	Temp. (°C)	_	
		Reflow soldering	∆T ≤ 130		
		Manual soldering	∆T ≤ 130	-	
		 Cooling condition Natural cooling using a cleaning, the temperate 		•	
			es and it may resu	lt in chip cracking	n chip capacitors wh g. In sufficient solder m
		Excessive solder			her tensile force in capacitors to cause ck
		Adequate			m amount m abount
		Insufficient solder		cau chip	v robustness may se contact failure or o capacitors come off P.C.board.
		 5-6. Solder repair by solder 1) Selection of the solderin Tip temperature of sol land size. The higher t However, heat shock n Please make sure the in accordance with foll capacitors with the con 	ng iron tip der iron varies by i he tip temperature may cause a crack tip temp. before so owing recommend	e, the quicker the a in the chip capae oldering and keep led condition. (Pla	operation. citors. o the peak temp and tir ease preheat the chip
		Recommended solder	riron condition (Sn	-Pb Solder and L	ead Free Solder)
		Temp. (°C)	Duration (sec.)	Wattage (W)	Shape (mm)
		300 max.	3 max.	20 max.	Ø 3.0 max.
		 Direct contact of the so cause crack. Do not to iron. 	Idering iron with c	eramic dielectric	of chip capacitors may



No.	Process	Condition
5	Soldering	 5-7. Sn-Zn solder Sn-Zn solder affects product reliability. Please contact TDK in advance when utilize Sn-Zn solder. 5-8. Countermeasure for tombstone The misalignment between the mounted positions of the capacitors and the land patterns should be minimized. The tombstone phenomenon may occur especially the capacitors are mounted (in longitudinal direction) in the same direction of the reflow soldering. (Refer to JEITA RCR-2335B Annex 1 (Informative) Recommendations to prevent the
		tombstone phenomenon)
6	Cleaning	 If an unsuitable cleaning fluid is used, flux residue or some foreign articles may stick to chip capacitors surface to deteriorate especially the insulation resistance.
		2) If cleaning condition is not suitable, it may damage the chip capacitors.
		2)-1. Insufficient washing
		(1) Terminal electrodes may corrode by Halogen in the flux.
		(2) Halogen in the flux may adhere on the surface of capacitors, and lower the insulation resistance.
		(3) Water soluble flux has higher tendency to have above mentioned problems (1) and (2).
		2)-2. Excessive washing
		When ultrasonic cleaning is used, excessively high ultrasonic energy output can affect the connection between the ceramic chip capacitor's body and the terminal electrode. To avoid this, following is the recommended condition.
		Power: 20 W/ ℓ max.
		Frequency: 40 kHz max. Washing time: 5 minutes max.
		2)-3. If the cleaning fluid is contaminated, density of Halogen increases, and it may bring the same result as insufficient cleaning.
7	Coating and	1) When the P.C.board is coated, please verify the quality influence on the product.
	molding of the	2) Please verify carefully that there is no harmful decomposing or reaction gas
	P.C.board	emission during curing which may damage the chip capacitors.
		3) Please verify the curing temperature.



No.	Process		Condition	
8	Handling after chip mounted		ay attention not to bend or distort the otherwise the chip capacitors may c	
			Bend	Twist
		to be adj and bend	nctional check of the P.C.board is pe usted higher for fear of loose contact d the P.C.board, it may crack the chip se adjust the check pins not to bend	t. But if the pressure is excessive o capacitors or peel the terminations
		Item	Not recommended	Recommended
		Board bending	Termination peeling Check pin	Support pin
9	Handling of loose chip capacitors		ith care.	ce dropped do not use it. Especially, ency to have cracks easily, so please
		. –	P.C.board after mounting for storage may hit the chip capacitors of anoth	-
			Crack	





No.	Process	Condition
10	Capacitance aging	The capacitors (Class 2) have aging in the capacitance. They may not be used in precision time constant circuit. In case of the time constant circuit, the evaluation should be done well.
11	Estimated life and estimated failure rate of capacitors	As per the estimated life and the estimated failure rate depend on the temperature and the voltage. This can be calculated by the equation described in JEITA RCR-2335B Annex 6 (Informative) Calculation of the estimated lifetime and the estimated failure rate (Voltage acceleration coefficient : 3 multiplication rule, Temperature acceleration coefficient : 10°C rule) The failure rate can be decreased by reducing the temperature and the voltage but they will not be guaranteed.
12	Others	The products listed on this specification sheet are intended for use in general electronic equipment (AV equipment, telecommunications equipment, home appliances, amusement equipment, computer equipment, personal equipment, office equipment, measurement equipment, industrial robots) under a normal operation and use condition.
		The products are not designed or warranted to meet the requirements of the applications listed below, whose performance and/or quality require a more stringent level of safety or reliability, or whose failure, malfunction or trouble could cause serious damage to society, person or property. Please understand that we are not responsible for any damage or liability caused by use of the products in any of the applications below or for any other use exceeding the range or conditions set forth in this specification sheet. If you intend to use the products in the applications listed below or if you have special requirements exceeding the range or conditions set forth in this specification, please contact us.
		 (1) Aerospace/Aviation equipment (2) Transportation equipment (cars, electric trains, ships, etc.) (3) Medical equipment (4) Power-generation control equipment (5) Atomic energy-related equipment (6) Seabed equipment (7) Transportation control equipment (8) Public information-processing equipment (9) Military equipment (10) Electric heating apparatus, burning equipment (11) Disaster prevention/crime prevention equipment (12) Safety equipment (13) Other applications that are not considered general-purpose applications. When designing your equipment even for general-purpose applications, you are kindly requested to take into consideration securing protection circuit/device or providing backup circuits in your equipment.

11. Packaging label

Packaging shall be done to protect the components from the damage during transportation and storing, and a label which has the following information shall be attached.

1) Inspection No.
 2) TDK P/N
 3) Customer's P/N
 4) Quantity

*Composition of Inspection No.

Example
$$\underline{M}$$
 $\underline{2}$ \underline{A} - \underline{OO} - \underline{OOO}
(a) (b) (c) (d) (e)

a) Line code

b) Last digit of the year

- c) Month and A for January and B for February and so on. (Skip I)
- d) Inspection Date of the month.

e) Serial No. of the day




12. TAPE PACKAGING SPECIFICATION

1. CONSTRUCTION AND DIMENSION OF TAPING

1-1. Dimensions of carrier tape

Dimensions of paper tape shall be according to Appendix 3(CKG32K). Dimensions of plastic tape shall be according to Appendix 4(CKG45K, CKG45N, CKG57K, CKG57N).


1-2. Bulk part and leader of taping



1-3. Dimensions of reel

Dimensions of Ø178 reel shall be according to Appendix 5. Dimensions of Ø330 reel shall be according to Appendix 6.

1-4. Structure of taping




2. CHIP QUANTITY

Туре	Taping Material	Chip quantity(pcs.)	
		φ178mm reel	φ330mm reel
CKG32K	plastic	1,000	4,000
CKG45K			1,000
CKG57K			1,000
CKG45N			1,000
CKG57N			1,000




3. PERFORMANCE SPECIFICATIONS

3-1. Fixing peeling strength (top tape) 0.05-0.7N. (See the following figure.)




- 3-2. Carrier tape shall be flexible enough to be wound around a minimum radius of 30mm with components in tape.
- 3-3. The missing of components shall be less than 0.1%
- 3-4. Components shall not stick to fixing tape.
- 3-5. The fixing tapes shall not protrude beyond the edges of the carrier tape not shall cover the sprocket holes.






* The values in the parentheses () are for reference.

Appendix 4



* The values in the parentheses () are for reference.






Symbol Dimension	W ₂	r
CKG32	17.0 ± 1.4	1.0

Appendix 6

(Material : Polystyrene)



Symbol	t	r
CKG32		
CKG45K, CKG45N	2.0 ± 0.5	1.0
CKG57K, CKG57N		

Dimension

